### 16.317: Microprocessor-Based Systems I

Spring 2012
Exam 2
April 4, 2012
Name: $\qquad$ ID \#: $\qquad$ Section: $\qquad$
For this exam, you may use a calculator and one 8.5 " x 11 " double-sided page of notes. All other electronic devices (e.g., cellular phones, laptops, PDAs) are prohibited. If you have a cellular phone, please turn it off prior to the start of the exam to avoid distracting other students.

The exam contains 3 questions for a total of 100 points. Please answer the questions in the spaces provided. If you need additional space, use the back of the page on which the question is written and clearly indicate that you have done so.

The last four pages of the exam (beginning with page 7) contain reference material for the exam: lists of 80386 instructions and condition codes. You may detach these pages and do not have to submit them when you turn in your exam.

You will have 50 minutes to complete this exam.

| Q1: Multiple choice | $/ 20$ |
| :--- | :---: |
| Q2: Protected mode <br> memory accesses | $/ 40$ |
| Q3: Assembly language | $/ 40$ |
| TOTAL SCORE | $/ 100$ |

1. (20 points, 5 points per part) Multiple choice

For each of the multiple choice questions below, clearly indicate your response by circling or underlining the single choice you think best answers the question.
a. Given $\mathrm{CS}=1000 \mathrm{H}, \mathrm{IP}=\mathrm{E} 000$, and $\mathrm{EBX}=1 \mathrm{E} 001000$, which of the following CALL instructions will transfer control to an instruction at physical address 1F000H?
A. CALL 1000 H
B. CALL F000H
C. CALL BX
D. CALL EBX
E. CALL HOME_BECAUSE_YOUR_MOTHER_MISSES_YOU (hey, for all you know, that could be a valid instruction label)
i. A and C
ii. B and C
iii. A and D
iv. B and D
b. How many iterations does the following loop execute?

|  | MOV | CX, | 0008 H |
| :--- | :--- | :--- | :--- |
| START : | MOV AX, | 0000 H |  |
|  | ADD AX, | 0002 H |  |
|  | CMP AX, CX |  |  |
|  | LOOPNE START |  |  |

i. 2
ii. 3
iii. 4
iv. 6
v. 8

## 1 (cont.)

c. Assuming A, B, C, and D are all signed integers, what compound condition does the following instruction sequence test?

| MOV | AX, | D |
| :--- | :--- | :--- |
| CMP | $A$, | AX |
| SETL | BL |  |
| SUB | $A X$, | B |
| CMP | $A X$, | C |
| SETGE | $B H$ |  |
| AND | $B L$, | BH |

i. $\quad(A<D) \& \&(B>=C)$
ii. $(A<D) \& \&(D>=C)$
iii. ( $A<=D) \& \&(D-B>=C)$
iv. $\quad(A<D) \& \&(D-B>=C)$
v. $(A<=D) \& \&(B-D>=C)$
d. Which of the following statements about virtual memory are true?
A. When translating a virtual address to a physical address, the virtual page number is replaced by the appropriate physical frame number, while the lower bits of the address-the page offset-remain the same.
B. The number of bits in the page offset depends on the number of pages in the virtual address space.
C. Because all virtual pages cannot fit in physical memory, each page table entry requires a valid bit to indicate if the frame number in that entry is valid.
D. The TLB is a sandwich containing the same ingredients as a BLT, but with those ingredients stacked in the opposite order.
i. Only A
ii. Only C
iii. A and B
iv. A and C
v. A, B, and C
2. (40 points) Protected mode memory accesses

Assume the 80386 is running in protected mode with the state given below. Note that each memory location shown contains a descriptor for a particular segment.

GDTR $=123000080017$
LDTR $=0008$
LDTR cache: base $=12300028$
LDTR cache: limit $=0027$

| Memory | Address |
| :--- | :--- |
| Base $=030010 F 0$ <br> Limit $=020 F$ | 12300000 |
| Base $=12300020$ <br> Limit $=0007$ | 12300008 |
| Base $=12300028$ <br> Limit $=0027$ | 12300010 |
| Base $=1200 C 000$ <br> Limit $=$ FFFF | 12300018 |
| Base $=12340000$ <br> Limit $=00 F F$ | 12300020 |

$$
\begin{aligned}
& \text { DS }=0006 \\
& \text { ESI }=0000 \mathrm{CD} 04 \\
& \text { EBX }=00031 \mathrm{~A} 0
\end{aligned}
$$

| Memory | Address |
| :--- | :--- |
| Base $=$ AC000000 <br> Limit $=0317$ | 12300028 |
| Base $=01610200$ <br> Limit $=03 F 7$ | 12300030 |
| Base $=03170214$ <br> Limit $=030 F$ | 12300038 |
| Base $=06 B 01000$ <br> Limit $=0 F 07$ | 12300040 |
| Base $=05000120$ <br> Limit $=000 F$ | 12300048 |

What address does each of the following instructions access? (Hint: solving part (a) should help you solve parts (b) and (c)).
a. MOV AX, [00H]
b. ADD [SI], CX
c. $\mathrm{SHL} \quad[\mathrm{BX}+10 \mathrm{H}], 7$

## 3. (40 points) Assembly lanquage

For each instruction sequence shown below, list all changed registers, memory locations, and/or flags, as well as their new values.
a. Initial state:

- $(E A X)=0000 A B C 0 H$
- $(\mathrm{DS}: 111 \mathrm{H})=\mathrm{FFH}$
- $(E B X)=000012 \mathrm{ACH}$
- $(\mathrm{DS}: 200 \mathrm{H})=30 \mathrm{H}$
- $(E C X)=00000020 \mathrm{H}$
- $(\mathrm{DS}: 201 \mathrm{H})=00 \mathrm{H}$
- $(E D X)=00000000 \mathrm{H}$
- $(\mathrm{DS}: 210 \mathrm{H})=\mathrm{AAH}$
- $(E S I)=00000100 \mathrm{H}$
- $(\mathrm{DS}: 211 \mathrm{H})=\mathrm{AAH}$
- $(E D I)=00000200 \mathrm{H}$
- $(\mathrm{DS}: 220 \mathrm{H})=55 \mathrm{H}$
- $(\mathrm{DS:} 100 \mathrm{H})=00 \mathrm{H}$
- $(\mathrm{DS}: 221 \mathrm{H})=55 \mathrm{H}$
- (DS:101H) $=\mathrm{F} 0 \mathrm{H}$
- $(\mathrm{DS}: 300 \mathrm{H})=\mathrm{AAH}$
- $(\mathrm{DS}: 110 \mathrm{H})=00 \mathrm{H}$
- $(\mathrm{DS}: 301 \mathrm{H})=55 \mathrm{H}$

Also, assume all flags (ZF, CF, SF, PF, OF) are initialized to 0 .
Instructions:
BSF DX, AX
JNZ END
BT BX, DX
SETNC [100H]
END: AND CL, [100H]

## 3 (cont.)

b. Initial state:

- $\quad(E A X)=00000016 \mathrm{H}$
- $(E B X)=00000317 \mathrm{H}$
- $(E C X)=00000010 \mathrm{H}$
- $(E D X)=0000 A B C D H$
- $(E S I)=00000100 \mathrm{H}$
- $\quad(E D I)=00000106 \mathrm{H}$
- $(\mathrm{DS:} 100 \mathrm{H})=0 \mathrm{FH}$
- $(\mathrm{DS}: 101 \mathrm{H})=\mathrm{F} 0 \mathrm{H}$
- $(\mathrm{DS}: 102 \mathrm{H})=00 \mathrm{H}$
- $(\mathrm{DS}: 103 \mathrm{H})=\mathrm{FFH}$
- $(\mathrm{DS}: 104 \mathrm{H})=30 \mathrm{H}$
- $(\mathrm{DS}: 105 \mathrm{H})=00 \mathrm{H}$
- $(\mathrm{DS}: 106 \mathrm{H})=\mathrm{AAH}$
- $(\mathrm{DS}: 107 \mathrm{H})=\mathrm{AAH}$
- $(\mathrm{DS:} 108 \mathrm{H})=55 \mathrm{H}$
- $(\mathrm{DS}: 109 \mathrm{H})=55 \mathrm{H}$
- $(\mathrm{DS}: 10 \mathrm{AH})=\mathrm{AAH}$
- $(\mathrm{DS}: 10 \mathrm{BH})=55 \mathrm{H}$

Also, assume all flags (ZF, CF, SF, PF, OF) are initialized to 0 .
Instructions:
CMP AX, BX
JE L1
JG L2
INC AX
JMP END
L1: DEC AX
JMP END
L2: MOV AX, BX
END: MOV [DI+02H], AX

The following pages contain references for use during the exam: tables containing the 80386 instruction set and condition codes. You may detach these sheets from the exam and do not need to submit them when you finish.
Remember that:

- Most instructions can have at most one memory operand.
- Brackets [ ] around a register name, immediate, or combination of the two indicates an effective address. That address is in the data segment unless otherwise specified.
o Example: MOV AX, $[10 \mathrm{H}] \rightarrow$ contents of DS:10H moved to AX
- Parentheses around a logical address mean "the contents of memory at this address".
o Example: (DS:10H) $\rightarrow$ the contents of memory at logical address DS:10H

| Category | Instruction | Example | Meaning |
| :---: | :---: | :---: | :---: |
| Data transfer | Move | MOV AX, BX | $A X=B X$ |
|  | Move \& sign-extend | MOVSX EAX, DL | EAX = DL, sign-extended to 32 bits |
|  | Move and zero-extend | MOVZX EAX, DL | $\begin{aligned} & \text { EAX }=\text { DL, zero-extended } \\ & \text { to } 32 \text { bits } \\ & \hline \end{aligned}$ |
|  | Exchange | XCHG AX, BX | Swap contents of AX, BX |
|  | Load effective address | LEA AX, [BX+SI+10H] | AX $=\mathrm{BX}+\mathrm{SI}+10 \mathrm{H}$ |
|  | Load full pointer | LDS AX, [10H] | $\begin{aligned} & \text { AX = (DS:10H) } \\ & D S=(D S: 12 H) \end{aligned}$ |
|  |  | LSS EBX, [100H] | $\begin{aligned} & \mathrm{EBX}=(\mathrm{DS:100H}) \\ & S S=(\mathrm{DS}: 104 \mathrm{H}) \end{aligned}$ |
| Arithmetic | Add | ADD AX, BX | $A X=A X+B X$ |
|  | Add with carry | ADC AX, BX | $A X=A X+B X+C F$ |
|  | Increment | INC [DI] | $(\mathrm{DS:DI})=(\mathrm{DS:DI})+1$ |
|  | Subtract | SUB AX, [10H] | AX = AX - (DS:10H) |
|  | Subtract with borrow | SBB AX, [10H] | $A X=A X-(D S: 10 H)-C F$ |
|  | Decrement | DEC CX | $C X=C X-1$ |
|  | Negate (2's complement) | NEG CX | CX $=-\mathrm{CX}$ |
|  | Unsigned multiply (all operands are nonnegative, regardless of MSB value) | MUL BH <br> MUL CX <br> MUL DWORD PTR [10H] | $\begin{aligned} & \text { AX = BH * AL } \\ & (D X, A X)=C X * A X \\ & (E D X, E A X)=(D S: 10 H) * \\ & E A X \end{aligned}$ |
|  | Signed multiply (all operands are signed integers in 2's complement form) | $\begin{aligned} & \text { IMUL BH } \\ & \text { IMUL CX } \\ & \text { IMUL DWORD PTR[10H] } \end{aligned}$ | ```AX = BH * AL (DX,AX) = CX * AX (EDX,EAX) = (DS:10H) * EAX``` |
|  | Unsigned divide | DIV BH | $\begin{aligned} & \mathrm{AL}=\mathrm{AX} / \mathrm{BH} \text { (quotient) } \\ & \mathrm{AH}=\mathrm{AX} \% \mathrm{BH} \text { (remainder) } \end{aligned}$ |
|  |  | DIV CX | AX = EAX / CX (quotient) <br> DX = EAX \% CX (remainder) |
|  |  | DIV EBX | $\begin{aligned} & E A X=(E D X, E A X) / E B X(Q) \\ & E D X=(E D X, E A X) \% E B X(R) \end{aligned}$ |


| Category | Instruction | Example | Meaning |
| :---: | :---: | :---: | :---: |
| Logical | Logical AND | AND AX, BX | $A X=A X \& B X$ |
|  | Logical inclusive OR | OR AX, BX | $A X=A X \mid B X$ |
|  | Logical exclusive OR | XOR AX, BX | $A X=A X \wedge B X$ |
|  | Logical NOT (1's complement) | NOT AX | AX $=\sim$ AX |
| Shift/rotate (NOTE: for all instructions except RCL/RCR, CF = last bit shifted out) | Shift left | $\begin{aligned} & \text { SHL AX, } 7 \\ & \text { SAL AX, CX } \end{aligned}$ | $\begin{aligned} & A X=A X \ll 7 \\ & A X=A X \ll C X \end{aligned}$ |
|  | Logical shift right (treat value as unsigned, shift in 0s) | SHR AX, 7 | $\begin{aligned} & \mathrm{AX}=\mathrm{AX} \gg 7 \\ & \text { (upper } 7 \text { bits }=0 \text { ) } \end{aligned}$ |
|  | Arithmetic shift right (treat value as signed; maintain sign) | SAR AX, 7 | AX = AX >> 7 <br> (upper 7 bits = MSB of original value) |
|  | Rotate left | ROL AX, 7 | AX = AX rotated left by 7 (lower 7 bits of AX = upper 7 bits of original value) |
|  | Rotate right | ROR AX, 7 | $A X=A X$ rotated right by 7 (upper 7 bits of AX = lower 7 bits of original value) |
|  | Rotate left through carry | RCL AX, 7 | (CF,AX) rotated left by 7 (Treat CF \& AX as 17-bit value with CF as MSB) |
|  | Rotate right through carry | RCR AX, 7 | ```(AX,CX) rotated right by 7 (Treat CF & AX as 17-b8t value with CF as LSB)``` |
| Bit test/ scan | Bit test | BT AX, 7 | CF = Value of bit 7 of AX |
|  | Bit test and reset | BTR AX, 7 | ```CF = Value of bit 7 of AX Bit 7 of AX = 0``` |
|  | Bit test and set | BTS AX, 7 | ```CF = Value of bit 7 of AX Bit 7 of AX = 1``` |
|  | Bit test and complement | BTC AX, 7 | CF = Value of bit 7 of AX Bit 7 of $A X$ is flipped |
|  | Bit scan forward | BSF DX, AX | DX = index of first nonzero bit of AX, starting with bit 0 <br> ZF = 0 if $A X=0,1$ otherwise |
|  | Bit scan reverse | BSR DX, AX | DX = index of first nonzero bit of AX, starting with MSB <br> $Z F=0$ if $A X=0,1$ otherwise |


| Category | Instruction | Example | Meaning |
| :---: | :---: | :---: | :---: |
| Flag control | Clear carry flag | CLC | CF $=0$ |
|  | Set carry flag | STC | CF $=1$ |
|  | Complement carry flag | CMC | $C F=\sim C F$ |
|  | Clear interrupt flag | CLI | IF $=0$ |
|  | Set interrupt flag | STI | IF $=1$ |
|  | Load AH with contents of flags register | LAHF | AH = FLAGS |
|  | Store contents of AH in flags register | SAHF | FLAGS = AH <br> (Updates SF, ZF, AF, PF, CF) |
| Conditional tests | Compare | CMP AX, BX | Subtract AX - BX Updates flags |
|  | Byte set on condition | SETcc AH | AH = FF if condition true <br> AH = 0 if condition false |
| Jumps and loops | Unconditional jump | JMP label | Jump to label |
|  | Conditional jump | Jcc label | Jump to label if condition true |
|  | Loop | LOOP label | ```Decrement CX; jump to label if CX != 0``` |
|  | Loop if equal/zero | LOOPE label <br> LOOPZ label | Decrement CX; jump to label if (CX != 0) \&\& (ZF == 1) |
|  | Loop if not equal/zero | LOOPNE label LOOPNZ label | Decrement CX; jump to label if (CX != 0) \&\& ( $Z F==0$ ) |
| Subroutinerelated instructions | Call subroutine | CALL label | Jump to label; save address of instruction after CALL |
|  | Return from subroutine | RET label | Return from subroutine (jump to saved address from CALL) |
|  | Push | PUSH AX <br> PUSH EAX | $\begin{aligned} & S P=S P-2 \\ & (S S: S P)=A X \\ & S P=S P-4 \\ & (S S: S P)=E A X \end{aligned}$ |
|  | Pop | $\begin{aligned} & \text { POP AX } \\ & \text { POP EAX } \end{aligned}$ | $\begin{aligned} & A X=(S S: S P) \\ & S P=S P+2 \\ & E A X=(S S: S P) \\ & S P=S P+4 \end{aligned}$ |
|  | Push flags | PUSHF | Store flags on stack |
|  | Pop flags | POPF | Remove flags from stack |
|  | Push all registers | PUSHA | Store all general purpose registers on stack |
|  | Pop all registers | POPA | Remove general purpose registers from stack |


| Condition code | Meaning | Flags |
| :---: | :---: | :---: |
| O | Overflow | OF = 1 |
| NO | No overflow | $\mathrm{OF}=0$ |
| $\begin{aligned} & \text { B } \\ & \text { NAE } \\ & \text { C } \\ & \hline \end{aligned}$ | Below <br> Not above or equal Carry | $C F=1$ |
| $\begin{aligned} & \mathrm{NB} \\ & \mathrm{AE} \\ & \mathrm{NC} \\ & \hline \end{aligned}$ | Not below Above or equal No carry | $C F=0$ |
| S | Sign set | SF = 1 |
| NS | Sign not set | SF $=0$ |
| $\begin{aligned} & \hline \mathrm{P} \\ & \mathrm{PE} \end{aligned}$ | Parity Parity even | $\mathrm{PF}=1$ |
| $\begin{aligned} & \mathrm{NP} \\ & \mathrm{PO} \end{aligned}$ | No parity Parity odd | $P F=0$ |
| $\begin{aligned} & \mathrm{E} \\ & \mathrm{Z} \end{aligned}$ | Equal Zero | ZF = 1 |
| $\begin{aligned} & \mathrm{NE} \\ & \mathrm{NZ} \end{aligned}$ | Not equal Not zero | $Z F=0$ |
| $\begin{aligned} & \text { BE } \\ & \text { NA } \end{aligned}$ | Below or equal Not above | CF OR ZF = 1 |
| $\begin{aligned} & \text { NBE } \\ & \text { A } \end{aligned}$ | Not below or equal Above | CF OR ZF = 0 |
| $\mathrm{L}$ <br> NGE | Less than <br> Not greater than or equal | SF XOR OF = 1 |
| $\begin{aligned} & \mathrm{NL} \\ & \mathrm{GE} \\ & \hline \end{aligned}$ | Not less than Greater than or equal | SF XOR OF $=0$ |
| $\begin{aligned} & \text { LE } \\ & \mathrm{NG} \end{aligned}$ | Less than or equal Not greater than | (SF XOR OF) OR ZF = 1 |
| $\begin{aligned} & \text { NLE } \\ & \text { G } \end{aligned}$ | Not less than or equal Greater than | (SF XOR OF) OR ZF = 0 |

