16.317: Microprocessor-Based Systems I

Summer 2012

Exam 2 August 1, 2012

Name:	ID#:	·

For this exam, you may use a calculator and one 8.5" x 11" double-sided page of notes. All other electronic devices (e.g., cellular phones, laptops, PDAs) are prohibited. If you have a cellular phone, please turn it off prior to the start of the exam to avoid distracting other students.

The exam contains 3 questions for a total of 100 points. Please answer the questions in the spaces provided. If you need additional space, use the back of the page on which the question is written and clearly indicate that you have done so.

The last four pages of the exam (beginning with page 7) contain reference material for the exam: lists of 80386 instructions and condition codes. You may detach these pages and do not have to submit them when you turn in your exam.

You will have two hours to complete this exam.

Q1: Multiple choice	/ 20
Q2: Protected mode	/ 40
memory accesses	/ 40
Q3: Assembly language	/ 40
TOTAL SCORE	/ 100

1. (20 points, 5 points per part) *Multiple choice*

For each of the multiple choice questions below, clearly indicate your response by circling or underlining the single choice you think best answers the question.

a. Assume SS = 3000H and SP = F018H before the 80386 executes the following instructions:

PUSH AX
PUSH CX
PUSH EDX
PUSH ESI

What is the physical address of the top of the stack <u>after</u> executing the instructions above?

- i. 30000H
- ii. 3F00CH
- iii. 3F010H
- iv. 3F018H
- v. 3F024H

b. You are given the incomplete loop below:

MOV CX, 000AH
MOV SI, FFFFH
INC SI
MOV AX, [SI]
CMP AX, 00H

Choose one of the instructions below to fill in the blank so that the loop above will exit if (a) 10 iterations have been completed, or (b) the MOV instruction loads a non-zero byte from memory:

- i. JMP L
- ii. LOOP L
- iii. LOOPE L
- iv. LOOPNE L
- v. IMUL AX

1 (cont.)

c. Assuming A, B, C, and D are all signed integers, what compound condition does the following instruction sequence test?

VOM AX, A ADD AX, B CMP AX, C SETLE BLAX, C VOM CMP AX, D SETG BHOR BL, BH

- i. $(A \le C) \mid (C > D)$
- ii. $(B \le C) \mid (C > D)$
- iii. $(A + B \le C) \mid | (C > D)$
- iv. $(A \le B + C) \mid (C > D)$
- $v. (A + B \le C) | (C > D)$

- d. Which of the following statements accurately reflect your opinion(s)? Circle all that apply (but please don't waste too much time on this question)!
 - i. "I still don't know what the difference between a selector and a descriptor is."
 - ii. "I'm not sure Dr. Geiger knows what the difference between a selector and a descriptor is."
- iii. "Would someone please explain why we're not just programming in C?"
- iv. "Is the semester over yet?"

2. (40 points) **Protected mode memory accesses**

Assume the 80386 is running in protected mode with the state given below. Note that each memory location shown contains a descriptor for a particular segment.

 $\begin{array}{lll} \text{GDTR} = 001631\text{A}00038 & \text{DS} = 000\text{E} \\ \text{LDTR} = 0010 & \text{ES} = 001\text{B} \\ \text{LDTR cache: base} = 00163180 & \text{EDI} = 0000444\text{A} \\ \text{LDTR cache: limit} = 001\text{F} & \text{EBX} = 0000\text{F}000 \\ \end{array}$

Memory	Address	Memory	Address
Base = 030010F0	00163170	Base = AC000000	00163198
Limit = 020F		Limit = 0317	
Base = 12300020	00163178	Base = 01610200	001631A0
Limit = 0007		Limit = 03F7	
Base = A0331010	00163180	Base = 00163170	001631A8
Limit = 0027		Limit = 0027	
Base = FE002200	00163188	Base = 00163180	001631B0
Limit = FFFF		Limit = 001F	
Base = 12340000	00163190	Base = 05000120	001631B8
Limit = 00FF		Limit = C00F	

What address does each of the following instructions access?

3. (40 points) Assembly language

For each instruction sequence shown below, list <u>all</u> changed registers, memory locations, and/or flags, as well as their new values.

a. Initial state:

EAX: 0000ABC0H
EBX: 000012ACH
ECX: 00000020H
EDX: 00000000H
ESI: 00000012H
EDI: 00000200H
DS: 4130H
FLAGS: 00H

Address

, taai 000				
41300H	00	F0	80	00
41304H	10	10	00	FF
41308H	30	00	19	91
4130CH	20	40	60	80
41310H	AA	AA	AB	0F
41314H	00	16	55	55
41318H	17	03	7C	EE
4131CH	AA	55	42	D2
41320H	86	75	30	90
	<u> </u>			

Instructions:

BTC BX, 6

SETNC DL

BSR AX, [SI]

AND AH, DL

SAHF

3 (cont.)

b. Initial state:

	Address				
EAX: 00003170H	41300H	00	F0	80	00
EBX: 0000315CH	41304H	10	10	00	FF
ECX: 000031C5H	41308H	30	00	19	91
EDX: 00000000H	4130CH	20	40	60	80
ESI: 00000012H	41310H	AA	AA	AB	0F
EDI: 0000001CH	41314H	00	16	55	55
DS: 4130H	41318H	17	03	7C	EE
FLAGS: 00H	4131CH	AA	55	42	D2
	41320H	86	75	30	90

<u>Notes:</u> For CMP instructions, note the relationship between compared values (e.g., "AX < BX"). For jumps, indicate if the jump is taken and why (e.g., "JG not taken because AX < BX"). Only evaluate instructions that are actually executed—don't evaluate skipped instructions.

Instructions:

	CMP	AX, BX
	JL	L1
	CMP	AX, CX
	JL	L2
	INC	AX
	JMP	END
L1:	DEC	AX
	JMP	END
L2:	MOV	AX, 0123H
END:	MOV	[DI], AX

The following pages contain references for use during the exam: tables containing the 80386 instruction set and condition codes. You may detach these sheets from the exam and do not need to submit them when you finish.

Remember that:

- Most instructions can have at most one memory operand.
- Brackets [] around a register name, immediate, or combination of the two indicates an effective address. That address is in the data segment unless otherwise specified.
 - o Example: MOV AX, [10H] → contents of DS:10H moved to AX
- Parentheses around a logical address mean "the contents of memory at this address".
 - Example: (DS:10H) \rightarrow the contents of memory at logical address DS:10H

Category	Instruction	Example	Meaning
	Move	MOV AX, BX	AX = BX
	Move & sign-extend	MOVSX EAX, DL	EAX = DL, sign-extended
	-		to 32 bits
	Move and zero-extend	MOVZX EAX, DL	EAX = DL, zero-extended
			to 32 bits
Data	Exchange	XCHG AX, BX	Swap contents of AX, BX
transfer	Load effective	LEA AX, [BX+SI+10H]	AX = BX + SI + 10H
transion	address		
	Load full pointer	LDS AX, [10H]	AX = (DS:10H)
			DS = (DS:12H)
			(100)
		LSS EBX, [100H]	EBX = (DS:100H)
	A -1-1	100 14 DV	SS = (DS:104H)
	Add	ADD AX, BX	AX = AX + BX
	Add with carry	ADC AX, BX	AX = AX + BX + CF
	Increment	INC [DI]	(DS:DI) = (DS:DI) + 1
	Subtract	SUB AX, [10H]	AX = AX - (DS:10H)
	Subtract with borrow	SBB AX, [10H]	AX = AX - (DS:10H) - CF
	Decrement	DEC CX	CX = CX - 1
	Negate (2's	NEG CX	CX = -CX
	complement)	MIII DII	711 DIL # 71
	Unsigned multiply	MUL BH	AX = BH * AL (DX,AX) = CX * AX
	(all operands are non-	MUL CX MUL DWORD PTR [10H]	$(DX,AX) = CX \cdot AX$ (EDX,EAX) = (DS:10H) *
	negative, regardless	MOL DWORD PIR [IOH]	(EDX, EAX) = (DS:10H) " EAX
Arithmetic	of MSB value)	IMUL BH	AX = BH * AL
	Signed multiply (all operands are	IMUL CX	(DX,AX) = CX * AX
	signed integers in 2's	IMUL DWORD PTR[10H]	(EDX, EAX) = (DS:10H) *
	complement form)	INOL BWOKD FIR(IOII)	EAX
	Unsigned divide	DIV BH	AL = AX / BH (quotient)
	Orisigned divide		AH = AX % BH (remainder)
			I'II - I'II o BII (I'CIIICIIICCI)
		DIV CX	AX = EAX / CX (quotient)
			DX = EAX % CX (remainder)
			, , , , , , , , , , , , , , , , , , , ,
		DIV EBX	EAX = (EDX, EAX) / EBX (Q)
			EDX = (EDX, EAX) % EBX (R)

Category	Instruction	Example	Meaning
	Logical AND	AND AX, BX	AX = AX & BX
Logical	Logical inclusive OR	OR AX, BX	AX = AX BX
	Logical exclusive OR	XOR AX, BX	$AX = AX ^ BX$
	Logical NOT	NOT AX	AX = ~AX
	(1's complement)		
	Shift left	SHL AX, 7	$AX = AX \ll 7$
	1: 1 - 1-10 -: 1-1	SAL AX, CX	AX = AX << CX
	Logical shift right	SHR AX, 7	AX = AX >> 7
	(treat value as		(upper 7 bits = 0)
	unsigned, shift in 0s) Arithmetic shift right	SAR AX, 7	AX = AX >> 7
	(treat value as signed;	DAIC AX, /	(upper 7 bits = MSB of
Shift/rotate	maintain sign)		original value)
(NOTE: for	Rotate left	ROL AX, 7	AX = AX rotated left by 7
all		,	(lower 7 bits of AX =
instructions			upper 7 bits of original
except RCL/RCR,			value)
CF = last	Rotate right	ROR AX, 7	AX=AX rotated right by 7
bit shifted			(upper 7 bits of AX =
out)			lower 7 bits of original
,	Datata laft through	DOI AV 7	value)
	Rotate left through	RCL AX, 7	(CF,AX) rotated left by 7 (Treat CF & AX as 17-bit
	carry		value with CF as MSB)
	Rotate right through	RCR AX, 7	(AX,CX) rotated right by
	carry		7
	,		(Treat CF & AX as 17-b8t
			value with CF as LSB)
	Bit test	BT AX, 7	CF = Value of bit 7 of AX
	Bit test and reset	BTR AX, 7	CF = Value of bit 7 of AX
		_	Bit 7 of AX = 0
	Bit test and set	BTS AX, 7	CF = Value of bit 7 of AX
	Dit toot and	DEC AV 7	Bit 7 of AX = 1 CF = Value of bit 7 of AX
	Bit test and	BTC AX, 7	Bit 7 of AX is flipped
	complement Bit scan forward	BSF DX, AX	DX = index of first non-
Bit test/	Dit Scarriorward	DSI DA, AA	zero bit of AX, starting
scan			with bit 0
			ZF = 0 if AX = 0, 1
			otherwise
	Bit scan reverse	BSR DX, AX	DX = index of first non-
			zero bit of AX, starting
			with MSB
			ZF = 0 if AX = 0, 1
			otherwise

Category	Instruction	Example	Meaning
	Clear carry flag	CLC	CF = 0
	Set carry flag	STC	CF = 1
	Complement carry	CMC	CF = ~CF
	flag		
Floa	Clear interrupt flag	CLI	IF = 0
Flag control	Set interrupt flag	STI	IF = 1
CONTROL	Load AH with	LAHF	AH = FLAGS
	contents of flags		
	register		
	Store contents of AH	SAHF	FLAGS = AH
	in flags register		(Updates SF,ZF,AF,PF,CF)
	Compare	CMP AX, BX	Subtract AX - BX
Conditional	5		Updates flags
tests	Byte set on condition	SETCC AH	AH = FF if condition true
	I la con dition al iman	JMP label	AH = 0 if condition false
	Unconditional jump		Jump to label Jump to label if
	Conditional jump	Jcc label	condition true
	Loop	LOOP label	Decrement CX; jump to
	Loop	LOOP TADET	label if CX != 0
Jumps and	Loop if equal/zero	LOOPE label	Decrement CX; jump to
loops	Loop ii cquai/2010	LOOPZ label	label if (CX != 0) &&
			(ZF == 1)
	Loop if not equal/zero	LOOPNE label	Decrement CX; jump to
		LOOPNZ label	label if (CX != 0) &&
			(ZF == 0)
Subroutine-	Call subroutine	CALL label	Jump to label; save
related			address of instruction
instructions			after CALL
	Return from	RET label	Return from subroutine
	subroutine		(jump to saved address
	D 1		from CALL)
	Push	PUSH AX	SP = SP - 2
			(SS:SP) = AX
		PUSH EAX	SP = SP - 4
		FUDII EAZ	(SS:SP) = EAX
	Pop	POP AX	AX = (SS:SP)
			SP = SP + 2
		POP EAX	EAX = (SS:SP)
			SP = SP + 4
	Push flags	PUSHF	Store flags on stack
	Pop flags	POPF	Remove flags from stack
	Push all registers	PUSHA	Store all general purpose
			registers on stack
	Pop all registers	POPA	Remove general purpose
			registers from stack

Condition code	Meaning	Flags	
0	Overflow	OF = 1	
NO	No overflow	OF = 0	
В	Below		
NAE	Not above or equal	CF = 1	
С	Carry		
NB	Not below		
AE	Above or equal	CF = 0	
NC	No carry		
S	Sign set	SF = 1	
NS	Sign not set	SF = 0	
Р	Parity	PF = 1	
PE	Parity even	11 – 1	
NP	No parity	PF = 0	
PO	Parity odd	11 = 0	
E	Equal	ZF = 1	
Z	Zero	21 - 1	
NE	Not equal	ZF = 0	
NZ	Not zero	21 - 0	
BE	Below or equal	CF OR ZF = 1	
NA	Not above	01 01(21 = 1	
NBE	Not below or equal	CF OR ZF = 0	
Α	Above	0. 0. 2 0	
L	Less than	SF XOR OF = 1	
NGE	Not greater than or equal	Of AOR Of - 1	
NL	Not less than	SF XOR OF = 0	
GE	Greater than or equal		
LE	Less than or equal	(SF XOR OF) OR ZF =	
NG	Not greater than	(3. 7(3.) (3.) (3.)	
NLE	Not less than or equal	(SF XOR OF) OR ZF = 0	
G	Greater than	(3. 7.3.(3.) 3.(2. = 0	