The following pages contain references for use during the exam: a table containing the 80386 instructions we have covered thus far. You may detach these sheets from the exam and do not need to submit them when you finish.

Remember that:

- Most instructions can have at most one memory operand.
- Brackets [ ] around a register name, immediate, or combination of the two indicates an effective address. That address is in the data segment unless otherwise specified.
o Example: MOV AX, [10H] $\rightarrow$ contents of DS: 10 H moved to AX
- Parentheses around a logical address mean "the contents of memory at this address".
o Example: (DS:10H) $\rightarrow$ the contents of memory at logical address DS:10H

| Category | Instruction | Example | Meaning |
| :---: | :---: | :---: | :---: |
| Data transfer | Move | MOV AX, BX | $A X=B X$ |
|  | Move \& sign-extend | MOVSX EAX, DL | $\begin{aligned} & \text { EAX }=\text { DL, sign-extended } \\ & \text { to } 32 \text { bits } \end{aligned}$ |
|  | Move and zero-extend | MOVZX EAX, DL | $\begin{aligned} & \text { EAX }=\text { DL, zero-extended } \\ & \text { to } 32 \text { bits } \end{aligned}$ |
|  | Exchange | XCHG AX, BX | Swap contents of AX, BX |
|  | Load effective address | LEA AX, [BX+SI+10H] | AX = BX + SI + 10H |
|  | Load full pointer | LDS AX, [10H] | $\begin{aligned} & \text { AX }=(D S: 10 H) \\ & D S=(D S: 12 H) \end{aligned}$ |
|  |  | LSS EBX, [100H] | $\begin{aligned} & \text { EBX = (DS:100H) } \\ & S S=(D S: 104 H) \end{aligned}$ |
| Arithmetic | Add | ADD AX, BX | $A X=A X+B X$ |
|  | Add with carry | ADC AX, BX | $A X=A X+B X+C F$ |
|  | Increment | INC [DI] | $(\mathrm{DS:DI})=(\mathrm{DS:DI})+1$ |
|  | Subtract | SUB AX, [10H] | AX = AX - (DS:10H) |
|  | Subtract with borrow | SBB AX, [10H] | $A X=A X-(D S: 10 H)-C F$ |
|  | Decrement | DEC CX | $C X=C X-1$ |
|  | Negate (2's complement) | NEG CX | $C X=-C X$ |
|  | Unsigned multiply (all operands are nonnegative, regardless of MSB value) | MUL BH MUL CX MUL DWORD PTR [10H] | $\begin{aligned} & A X=B H * A L \\ & (D X, A X)=C X * A X \\ & (E D X, E A X)=(D S: 10 H) * \\ & E A X \end{aligned}$ |
|  | Signed multiply (all operands are signed integers in 2's complement form) | $\begin{aligned} & \text { IMUL BH } \\ & \text { IMUL CX } \\ & \text { IMUL DWORD PTR[10H] } \end{aligned}$ | ```AX = BH * AL (DX,AX) = CX * AX (EDX,EAX) = (DS:10H) * EAX``` |
|  | Unsigned divide | DIV BH | $\begin{aligned} & \mathrm{AL}=\mathrm{AX} / \mathrm{BH} \text { (quotient) } \\ & \mathrm{AH}=\mathrm{AX} \% \mathrm{BH} \text { (remainder) } \end{aligned}$ |
|  |  | DIV CX | AX = EAX / CX (quotient) <br> DX = EAX \% CX (remainder) |
|  |  | DIV EBX | $\begin{aligned} & E A X=(E D X, E A X) / E B X(Q) \\ & E D X=(E D X, E A X) \% E B X(R) \end{aligned}$ |


| Category | Instruction | Example | Meaning |
| :---: | :---: | :---: | :---: |
| Logical | Logical AND | AND AX, BX | $A X=A X \& B X$ |
|  | Logical inclusive OR | OR AX, BX | $A X=A X \mid B X$ |
|  | Logical exclusive OR | XOR AX, BX | $A X=A X \wedge B X$ |
|  | Logical NOT (1's complement) | NOT AX | $A X=\sim A X$ |
| Shift/rotate (NOTE: for all instructions except RCL/RCR, CF = last bit shifted out) | Shift left | $\begin{aligned} & \text { SHL AX, } 7 \\ & \text { SAL AX, CX } \end{aligned}$ | $\begin{aligned} & A X=A X \ll 7 \\ & A X=A X \ll C X \end{aligned}$ |
|  | Logical shift right (treat value as unsigned, shift in Os) | SHR AX, 7 | $\begin{aligned} & \mathrm{AX}=\mathrm{AX} \gg 7 \\ & (\text { upper } 7 \text { bits }=0) \end{aligned}$ |
|  | Arithmetic shift right (treat value as signed; maintain sign) | SAR AX, 7 | $A X=A X \gg 7$ <br> (upper 7 bits = MSB of original value) |
|  | Rotate left | ROL AX, 7 | AX = AX rotated left by 7 (lower 7 bits of $A X=$ upper 7 bits of original value) |
|  | Rotate right | ROR AX, 7 | $A X=A X$ rotated right by 7 (upper 7 bits of AX = lower 7 bits of original value) |
|  | Rotate left through carry | RCL AX, 7 | (CF,AX) rotated left by 7 (Treat CF \& AX as 17-bit value with CF as MSB) |
|  | Rotate right through carry | RCR AX, 7 | ```(AX,CF) rotated right by 7 (Treat CF & AX as 17-b8t value with CF as LSB)``` |

