

16.317: Microprocessor Systems Design I

Spring 2013

Exam 1 Solution

1. (20 points, 5 points per part) **Multiple choice**

For each of the multiple choice questions below, clearly indicate your response by circling or underlining the single choice you think best answers the question.

a. If the carry flag (CF) is set to 0, which of the following instructions will always set $CF = 1$?

- A. STC
- B. CLC
- C. CMC
- D. LAHF
- E. SAHF

i. **A and C**

ii. B and C

iii. A, C, and D

iv. A, C, and E

v. B, C, and E

b. If $AH = 0FH$, what is the result of the instruction $BTC AH, 7$?

i. $CF = 0$, AH is unchanged

ii. $CF = 1$, AH is unchanged

iii. $CF = 0$, $AH = 4FH$

iv. **$CF = 0$, $AH = 8FH$**

v. $CF = 1$, $AH = 8FH$

1 (cont.)

c. Which of the following statements the compare instruction `CMP AX, BX` are true?

- A. The instruction subtracts $AX - BX$ and stores the result in `AX`.
- B. The instruction subtracts $AX - BX$ but does not store the result anywhere.
- C. If `AX` and `BX` are equal, the zero flag (`ZF`) is set to 1.
- D. If `AX` is less than `BX`, then the sign flag (`SF`) will always be 1.
- E. If `AX` is less than `BX`, then the sign flag (`SF`) will always be 0.

i. Only A

ii. Only B

iii. **B and C**

iv. B, C, and D

v. A, C, and E

d. If `AX = 0FF0H`, which of the following choices correctly shows the results of performing the two bit scan instructions (`BSF` and `BSR`) on this register?

i. `BSF DX, AX` $\rightarrow ZF = 0, DX$ unchanged
`BSR DX, AX` $\rightarrow ZF = 0, DX$ unchanged

ii. `BSF DX, AX` $\rightarrow ZF = 1, DX$ unchanged
`BSR DX, AX` $\rightarrow ZF = 1, DX$ unchanged

iii. `BSF DX, AX` $\rightarrow ZF = 0, DX = 0004H$
`BSR DX, AX` $\rightarrow ZF = 0, DX = 000BH$

iv. **`BSF DX, AX` $\rightarrow ZF = 1, DX = 0004H$**
`BSR DX, AX` $\rightarrow ZF = 1, DX = 000BH$

v. `BSF DX, AX` $\rightarrow ZF = 1, DX = 000BH$
`BSR DX, AX` $\rightarrow ZF = 1, DX = 0004H$

2. (30 points) Data transfers and memory addressing

For each data transfer instruction shown below, list all changed registers and their final values. Also, indicate if each instruction performs an aligned memory access, an unaligned memory access, or no memory access at all.

Initial state:

EAX: 00000000H	Address	Lo		Hi	
EBX: 00000008H	22000H	20	13	80	40
ECX: 0000021EH	22004H	FF	AF	BC	13
EDX: 0000FF00H	22008H	99	88	77	66
ESI: 0000F000H	2200CH	A8	B1	F0	43
EDI: 00000101H	22010H	78	D6	32	33
DS: 2201H	22014H	34	35	12	16
ES: 2000H	22018H	93	03	7C	EF

Instructions:

MOV AX, [BX+01H] Aligned? Yes No Not a memory access

EA = BX + 01H = 0009H; SBA = 22010H (access DS)

PA = SBA + EA = 22010H + 0009H = 22019H

AX = word at 22019H = 7C03H

MOVSX EBX, BYTE PTR [0001H] Aligned? Yes No Not a memory access

EA = 0001H; SBA = 22010H (access DS)

PA = SBA + EA = 22010H + 0001H = 22011H

EBX = sign-extended byte at 22011H = FFFFFFD6H

MOVZX ECX, WORD PTR ES:[SI+3004H] Aligned? Yes No Not a memory access

EA = SI + 3004H = F000H + 3004H = 12004H (EA is only 16 bits)

SBA = 20000H (access ES)

PA = SBA + EA = 20000H + 2004H = 22004H

ECX = zero-extended word at 22004H = 0000AFFH

LEA DI, [SI+1A2BH] Aligned? Yes No Not a memory access

EA = SI + 1A2BH = F000H + 1A2BH = 10A2BH (EA is only 16 bits)

DI = EA = 0A2BH

LDS EDX, ES:[2006H] Aligned? Yes No Not a memory access

EA = 2006H; SBA = 20000H (access ES)

PA = SBA + EA = 20000H + 2006H = 22006H

EDX = double-word at 22006H = 889913BCH (not aligned)

DS = word at 2200AH = 6677H (aligned)

3. (25 points) Arithmetic instructions

For each instruction in the sequence shown below, list all changed registers and/or memory locations and their new values. If memory is changed, be sure to explicitly list all changed bytes. Where appropriate, you should also list the state of the carry flag (CF).

Initial state:

EAX: 00000047H	Address	Lo		Hi	
EBX: 000000C5H	31700H	04	00	08	00
ECX: 0000021EH	31704H	83	00	01	01
EDX: 0000FFFEH	31708H	05	01	71	31
CF: 1	3170CH	20	40	60	80
ESI: 00000004H	31710H	02	00	AB	0F
DS: 3170H	31714H	00	16	11	55

Instructions:

ADC AX, [SI]

$$EA = SI = 0004H; SBA = 31700 \text{ (access DS)} \rightarrow PA = 31704H$$

$$AX = AX + \text{word at } 31704H + CF \\ = 0047H + 0083H + 1 = \underline{00CBH}$$

$$CF = 0$$

SUB AX, BX

$$AX = AX - BX = 00CBH - 00C5H = \underline{0006H}$$

$$CF = 0$$

NEG BX

$$BX = -BX = -00C5H = -(0000 \ 0000 \ 1100 \ 0101_2) \\ = 1111 \ 1111 \ 0011 \ 1010_2 + 1 = 1111 \ 1111 \ 0011 \ 1011_2 = \underline{FF3BH}$$

IMUL DL

$$AX = AL * DL = 06H * FEH = 6 * -2 = -12 \\ = -(0000 \ 0000 \ 0000 \ 1100_2) = 1111 \ 1111 \ 1111 \ 0011_2 + 1 \\ = 1111 \ 1111 \ 1111 \ 0100_2 = \underline{FFF4H}$$

INC AH

$$AH = AH + 1 = FF + 1 = \underline{00H}$$

4. (25 points) Logical instructions

For each instruction in the sequence shown below, list all changed registers and/or memory locations and their new values. If memory is changed, be sure to explicitly list all changed bytes. Where appropriate, you should also list the state of the carry flag (CF).

Initial state:

EAX: 00000F0H	Address	Lo			Hi
EBX: 00001000H	10000H	C0	00	02	10
ECX: 00000003H	10004H	10	10	15	5A
EDX: 0000F63CH	10008H	89	01	05	B1
CF: 0	1000CH	20	40	AC	DC
DS: 1000H	10010H	04	08	05	83

Instructions:

AND AL, [07H]

$PA = SBA + EA = 10000H + 07H = 10007H$
 $AL = AL \text{ AND (byte at } 10007) = F0H \text{ AND } 5AH = \underline{50H}$

XOR AL, DH

$AL = AL \text{ XOR } DH = 50H \text{ XOR } F6H = \underline{A6H}$

SAR AL, 3

$AL = AL \gg 3 \text{ (arithmetic shift)}$
 $= A6H \gg 3 = 1010 \ 0111_2 \gg 3 = 1111 \ 0100_2 = \underline{F4H}$
 $CF = \text{last bit shifted out} = \underline{1}$

ROL AL, 4

$AL = AL \text{ rotated left 4 bits}$
 $= F4H \text{ rotated left 4 bits} = 1111 \ 0100_2 \text{ rotated left 4 bits}$
 $= 0100 \ 1111_2 = \underline{4FH}$
 $CF = \text{copy of last bit rotated out} = \underline{1}$

RCR AL, 2

$AL = AL \text{ rotated right through carry 2 bits}$
 $(AL, CF) = 0100 \ 1111 \ 1_2 \text{ rotated right 2 bits}$
 $= 1101 \ 0011 \ 1_2$
 $\underline{AL = 1101 \ 0011_2 = D3H, CF = 1}$