# 16.317: Microprocessor Systems Design I Spring 2013

## Exam 1 Solution

### 1. (20 points, 5 points per part) Multiple choice

For each of the multiple choice questions below, clearly indicate your response by circling or underlining the single choice you think best answers the question.

- a. If the carry flag (CF) is set to 0, which of the following instructions will <u>always</u> set CF = 1?
  - A. STC
  - B. CLC
  - $C. \ \mathsf{CMC}$
  - D. LAHF
  - E. SAHF
  - *i.* <u>*A* and C</u>
  - ii. B and C
- iii. A, C, and D
- iv. A, C, and E
- v. B, C, and E
- b. If AH = 0FH, what is the result of the instruction BTC AH, 7?
  - i. CF = 0, AH is unchanged
  - ii. CF = 1, AH is unchanged
- iii. CF = 0, AH = 4FH
- iv. <u>CF = 0, AH = 8FH</u>
- v. CF = 1, AH = 8FH

#### 1 (cont.)

- c. Which of the following statements the compare instruction CMP AX, BX are true?
  - A. The instruction subtracts AX BX and stores the result in AX.
  - B. The instruction subtracts AX BX but does not store the result anywhere.
  - C. If AX and BX are equal, the zero flag (ZF) is set to 1.
  - D. If AX is less than BX, then the sign flag (SF) will always be 1.
  - E. If AX is less than BX, then the sign flag (SF) will always be 0.
  - i. Only A
  - ii. Only B
- iii. <u>B and C</u>
- iv. B, C, and D
- v. A, C, and E
- d. If AX = 0FF0H, which of the following choices correctly shows the results of performing the two bit scan instructions (BSF and BSR) on this register?

i.	BSF BSR	DX, DX,			-		changed changed
ii.	BSF BSR	DX, DX,			-		changed changed
iii.	BSF BSR	DX, DX,					0004н 000вн
iv.	BSF	DX, DX,					0004 <u>H</u> 000BH
v.	BSF BSR	DX, DX,					000BH 0004H

#### 2. (30 points) *Data transfers and memory addressing*

For each data transfer instruction shown below, list <u>all</u> changed registers and their final values. Also, indicate if each instruction performs an aligned memory access, an unaligned memory access, or no memory access at all.

Initial state:					
EAX: 00000000H	Address	Lo			Hi
EBX: 0000008H	22000H	20	13	80	40
ECX: 0000021EH	22004H	FF	AF	BC	13
EDX: 0000FF00H	22008H	99	88	77	66
ESI: 0000F000H	2200CH	A8	B1	F0	43
EDI: 00000101H	22010H	78	D6	32	33
DS: 2201H	22014H	34	35	12	16
ES: 2000H	22018H	93	03	7C	EF

Instructions:

MOV AX, [BX+01H]

<u>Aligned?</u> Yes <u>No</u> Not a memory access

EA = BX + 01H = 0009H; SBA = 22010H (access DS) PA = SBA + EA = 22010H + 0009H = 22019HAX = word at 22019H = 7C03H

MOVSX EBX, BYTE PTR [0001H] <u>Aligned?</u> <u>Yes</u> No Not a memory access
EA = 0001H; SBA = 22010H (access DS)
PA = SBA + EA = 22010H + 0001H = 22011H
EBX = sign-extended byte at 22011H = <u>FFFFFD6H</u>
MOVZX ECX, WORD PTR ES:[SI+3004H] <u>Aligned?</u> <u>Yes</u> No Not a memory access

EA = SI + 3004H = F000H + 3004H = 12004H (EA is only 16 bits) SBA = 20000H (access ES) PA = SBA + EA = 20000H + 2004H = 22004HECX = zero-extended word at 22004H = 0000AFFFH

LEA DI, [SI+1A2BH] <u>Aligned?</u> Yes No <u>Not a memory access</u> EA = SI + 1A2BH = F000H + 1A2BH = <del>1</del>0A2BH (EA is only 16 bits) DI = EA = <u>0A2BH</u>

LDS EDX, ES: [2006H] Aligned? <u>Yes No</u> Not a memory access EA = 2006H; SBA = 20000H (access ES) PA = SBA + EA = 20000H + 2006H = 22006H EDX = double-word at 22006H = <u>889913BCH</u> (not aligned)<math>DS = word at 2200AH = <u>6677H</u> (aligned)

#### 3. (25 points) Arithmetic instructions

For each instruction in the sequence shown below, list <u>all</u> changed registers and/or memory locations and their new values. If memory is changed, be sure to explicitly list <u>all changed</u> <u>bytes</u>. Where appropriate, you should also list the state of the carry flag (CF).

Initial state:

EAX: 00000047H	Address	Lo			Hi
EBX: 000000C5H	31700H	04	00	08	00
ECX: 0000021EH	31704H	83	00	01	01
EDX: 0000FFFEH	31708H	05	01	71	31
CF: 1	3170CH	20	40	60	80
ESI: 0000004H	31710H	02	00	AB	0F
DS: 3170H	31714H	00	16	11	55

```
Instructions:
```

ADC AX, [SI]

EA = SI = 0004H; SBA = 31700 (access DS)  $\rightarrow$  PA = 31704H AX = AX + word at 31704H + CF = 0047H + 0083H + 1 =  $\underline{00CBH}$ CF = 0

SUB AX, BX

AX = AX - BX = 00CBH - 00C5H = 0006HCF = 0

#### NEG BX

 $BX = -BX = -00C5H = -(0000 \ 0000 \ 1100 \ 0101_2)$ = 1111 1111 0011 1010<sub>2</sub> + 1 = 1111 1111 0011 1011<sub>2</sub> = FF3BH

IMUL DL

 $\begin{array}{rcl} \mathbf{AX} &= \mathbf{AL} \ * \ \mathbf{DL} \ = \ \mathbf{06H} \ * \ \mathbf{FEH} \ = \ \mathbf{6} \ * \ -2 \ = \ -12 \\ &= \ -(\ \mathbf{0000} \ \ \mathbf{0000} \ \ \mathbf{0000} \ \ \mathbf{1100_2}) \ = \ \mathbf{1111} \ \ \mathbf{1111} \ \ \mathbf{0011_2} \ + \ \mathbf{1} \\ &= \ \mathbf{1111} \ \ \mathbf{1111} \ \ \mathbf{1111} \ \ \mathbf{0100_2} \ = \ \mathbf{FFF4H} \end{array}$ 

INC AH

AH = AH + 1 = FF + 1 = 00H

#### 4. (25 points) *Logical instructions*

For each instruction in the sequence shown below, list <u>all</u> changed registers and/or memory locations and their new values. If memory is changed, be sure to explicitly list <u>all changed</u> <u>bytes</u>. Where appropriate, you should also list the state of the carry flag (CF).

Initial state: EAX: 000000F0H Address Lo Hi EBX: 00001000H 10000H C0 00 10 02 ECX: 0000003H 10004H 10 10 15 5A EDX: 0000F63CH 10008H 89 01 05 B1 CF: 0 1000CH 20 40 AC DC DS: 1000H 10010H 80 04 05 83 Instructions: AL, [07H] AND PA = SBA + EA = 10000H + 07H = 10007HAL = AL AND (byte at 10007) = FOH AND 5AH = 50H XOR AL, DH AL = AL XOR DH = 50H XOR F6H = A6HSAR AL, 3 AL = AL >> 3 (arithmetic shift) =  $A6H >> 3 = 1010 \ 0111_2 >> 3 = 1111 \ 0100_2 = F4H$ CF = last bit shifted out = 1 ROL AL, 4 AL = AL rotated left 4 bits = F4H rotated left 4 bits = 1111 01002 rotated left 4 bits  $= 0100 \ 1111_2 = 4FH$ CF = copy of last bit rotated out = 1RCR AL, 2 AL = AL rotated right through carry 2 bits  $(AL,CF) = 0100 1111 1_2$  rotated right 2 bits = 1101 0011 1<sub>2</sub>  $AL = 1101 \ 0011_2 = D3H, CF = 1$