### 16.216: ECE Application Programming

## Solution to Practice Problems for Exam 2

1. Assume the state of the 80386DX's registers and memory are:

- $(E A X)=00005555 \mathrm{H}$
- $(\mathrm{DS}: 111 \mathrm{H})=\mathrm{FFH}$
- $(E B X)=00000010 \mathrm{H}$
- $(\mathrm{DS}: 200 \mathrm{H})=30 \mathrm{H}$
- $(E C X)=00000010 H$
- $(\mathrm{DS}: 201 \mathrm{H})=00 \mathrm{H}$
- $(E D X)=0000 A A A A H$
- $(\mathrm{DS}: 210 \mathrm{H})=\mathrm{AAH}$
- $(E S I)=00000100 \mathrm{H}$
- $(\mathrm{DS}: 211 \mathrm{H})=\mathrm{AAH}$
- $(E D I)=00000200 \mathrm{H}$
- $(\mathrm{DS}: 220 \mathrm{H})=55 \mathrm{H}$
- $(\mathrm{DS}: 100 \mathrm{H})=0 \mathrm{FH}$
- $(\mathrm{DS}: 221 \mathrm{H})=55 \mathrm{H}$
- (DS:101H) $=\mathrm{F} 0 \mathrm{H}$
- $(\mathrm{DS}: 300 \mathrm{H})=\mathrm{AAH}$
- $(\mathrm{DS}: 110 \mathrm{H})=00 \mathrm{H}$
- $(\mathrm{DS}: 301 \mathrm{H})=55 \mathrm{H}$

Also, assume all flags (ZF, CF, SF, PF, OF) are initialized to 0 .
For each instruction sequence shown below, list all changed registers and/or memory locations and their new values, as well as all changed flags from the list above. Note that the registers and memory have the same starting values at the beginning of each sequence, but a value changed by one instruction in a sequence can affect the results of all other instructions in the same sequence.

All work shown, but final answer (locations/flags changed by instruction) in blue italics.
a. BT $A X, 4 \rightarrow A X=5555 H=0101010101010101_{2}$ $C F=$ bit 4 of $A X=1$
SETC [100H] $\rightarrow$ (DS:100H) $=F F H$, since CF $==1$
BTS $A X, 5 \rightarrow C F=b i t 5$ of $A X=0$
$\rightarrow$ Bit 5 of AX set to 1
$A X=0101010101110101_{2}=5575 H$
SETC [101H] $\rightarrow$ (DS:101H) $=00 H$, since CF $==0$
BTR $A X, 6 \rightarrow C F=b i t 6$ of $A X=1$
$\rightarrow$ Bit 6 of $A X$ reset to 0 $A X=0101010100110101_{2}=5535 H$
SETC [110H] $\rightarrow$ (DS:110H) = FFH, since CF == 1
$B T C \quad A X, 7 \rightarrow C F=$ bit 7 of $A X=0$
$\rightarrow$ Bit 7 of AX complemented $A X=0101010110110101_{2}=55 B 5 H$
SETC [111H] $\rightarrow$ (DS:111H) $=00 H$, since CF $==0$
16.317: Microprocessor Systems Design I

Spring 2012
b. BSF AL, WORD PTR [BX+SI]

AH, WORD PTR [BX+SI]
BSR AH, WORD PTR [BX+SI]
$\rightarrow$ Scan word (DS:BX+SI), starting with bit 15
$\rightarrow$ (DS:110H) = FF00H
First non-zero bit = bit 15
$\rightarrow A L=0 F H, Z F=1$
CMP $A L, A H \quad \rightarrow$ Compare AL to AH by subtracting AL - AH $A L-A H=08 H-0 F H=F 9 H$ $\rightarrow S F=1 \quad$ (result negative) ZF = 0 (result non-zero) $0 F=0 \quad$ (no overflow) $C F=1$ (borrow out of MSB) PF = 1 (even parity)
JG $\quad \mathrm{S} \quad \rightarrow$ Jump is not taken, since ( $A L>A H$ ) not true ((SF XOR OF) must be 0 for condition code "G" to be true)
MOV DX, [200H] $\rightarrow$ DX = word at (DS:200H) $=0030 \mathrm{H}$
JMP E $\quad \rightarrow$ Unconditionally jump to label E, skip next instruction

S: MOV DX, [210H]
E: MOV [BX+DI+10H],DX $\rightarrow$ (DS:BX+DI+10H) = DX

$$
(D S: 220 H)=0030 H \rightarrow(D S: 220 H)=30 H
$$

$$
(D S: 221 H)=00 H
$$

16.317: Microprocessor Systems Design I

Spring 2012

Instructor: M. Geiger Solution to Exam 2 Practice Problems
c. CMP AL, 56H $\rightarrow$ Compare AL to 56 H by subtracting AL - 56H AL - $56 \mathrm{H}=55 \mathrm{H}$ - $56 \mathrm{H}=\mathrm{FFH}$
$\rightarrow S F=1 \quad$ (result negative)
ZF = 0 (result non-zero)
$0 F=0 \quad$ (no overflow)
$C F=1$ (borrow out of MSB)
PF = 1 (even parity)
$\rightarrow$ Jump is taken, since AL < 56H Next three instructions are skipped
JG L2
MOV AH, BL
JMP E
L1: MOV AH, CH $\rightarrow$ AH $=\mathbf{C H}=\mathbf{0 0 H}$
JMP E $\rightarrow$ Unconditionally jump to label E, skip next instruction
L2: MOV AH, DL
E: SETL [DI]
$\rightarrow$ If flags indicate "less than", set byte at (DS:DI) = FFH, otherwise (DS:DI) = 0 Remember, move and jump instructions don't change flags-still have same values from compare instruction!
$\rightarrow$ (DS:0200H) = FFH
d. MOV AX, 0001H $\rightarrow A X=0001 H$

MOV CX, 00004H $\rightarrow$ CX $=0004 H$
The following two instructions comprise a loop-the SHL instruction is the loop body, while the LOOP instruction will decrement $C X$ and then jump back to label ST if CX is not 0.
Since $C X=0004 H$ at the start of the loop, the loop will execute 4 times. Each time through the loop, AX will be shifted left by CX bits-4, then 3, then 2, then 1.
ST: SHL AX, CX $\rightarrow$ 1 $^{\text {st }}$ iteration: $A X \ll 4=$ $0000000000000001_{2} \ll 4=$ $0000000000010_{0000_{2}}$
$\rightarrow 2^{\text {nd }}$ iteration: $A X \ll 3=$ $0000000000010000_{2} \ll 3=$ $0000000010000_{000}^{2}$
$\rightarrow 3^{\text {rd }}$ iteration: $A X \ll 2=$ $0000000010000000_{2} \ll 2=$ $0000001000000_{0} 000_{2}$
$\rightarrow 3^{\text {rd }}$ iteration: $A X \ll 1=$
$000000100000-0000_{2} \ll 1=$ $0000010000000000_{2}=$ final value of $A X$ LOOP ST
$\rightarrow$ After last iteration, $C X=0$
e. MOV AX, $8000 \mathrm{H} \rightarrow A X=8000 \mathrm{H}$

The following three instructions comprise a loop-the SAR/CMP instructions are the loop body, while the LOOPNE instruction will decrement CX (which starts as 0010 H ), then jump back to label ST if CX is not 0 AND the result of the CMP is "not equal".

The loop has a maximum of 16 iterations, but will exit early if the value of $A X==$ (DS:BX+SI) == (DS:110) == FF00H. As you can see below, this early exit condition will occur after 7 loop iterations.

ST: SAR AX, $1 \rightarrow$ Remember, SAR maintains the sign of the original value
$\rightarrow 1^{\text {st }}$ iteration: $A X \gg 1=$ $1000000000000000_{2} \gg 1=$ $1100000000000000_{2}$
$\rightarrow 2^{\text {nd }}$ iteration: $A X \gg 1=$ $1100000000000000_{2} \gg 1=$ $1110000000000000_{2}$
$\rightarrow 6^{\text {th }}$ iteration: $A X>1=$ $1111110000000000_{2} \gg 1=$ $1111111000000000_{2}$
$\rightarrow 7^{\text {th }}$ iteration: $A X \gg 1=$
$1111111000000000_{2} \gg 1=$ $1111111100000000_{2}=F F 00 H$ $A X=F F 00 H=(D S: 110 H) \rightarrow N E$ condition will be false; loop will end
CMP AX, [BX+SI] $\rightarrow$ Compare $A X$ to $F F 00 H$ by subtracting AX - FF00H
$\rightarrow$ In first 6 iterations:
SF = 1 (result negative)
ZF = $0 \quad$ (result non-zero)
$0 F=0 \quad$ (no overflow)
CF = 1 (borrow out of MSB)
PF depends on result
$\rightarrow$ In last iteration:
SF = $0 \quad$ (result positive)
ZF = 1 (result is zero)
OF = 0 (no overflow)
$C F=0 \quad$ (no borrow out of MSB)
PF = 1 (even parity)
LOOPNE ST $\rightarrow$ After last iteration, $C X=0009 H$
2. As noted in class, the SETcc instruction can be used to combine multiple conditions together to create a compound conditional test. For example, the code below tests the condition $((A<B) \& \&(C<D))$, storing the result in DL:

| MOV | AX, | A |
| :--- | :--- | :--- |
| CMP | AX, | B |

SETL DL
MOV AX, C
CMP AX, D
SETL DH
AND DL, DH
For each part of this problem, assume A, B, C, D, E, and F refer to signed integers stored in memory.
a. What compound condition is tested by each of the code sequences below?
i. MOV $A X, A$

CMP AX, B
SETLE BL ( $\quad$ <= B)
CMP AX, E
SETGE BH ( $\mathrm{A}>=\mathrm{E}$ )
OR BL, BH $\quad((A<=B)|\mid(A>E)$
ii. MOV $A X, C$

CMP AX, A
$\begin{array}{lll}\text { SETE } & \text { BL } & \\ \text { MOV } & \text { AX, B }\end{array}$
CMP AX, A
SETNE BH (B != A)
AND $B L, B H \quad((C==A) \& \&(B!=A))$
CMP AX, C
SETL BH ( $\quad$ < C)
AND BL, BH
( (C == A) \&\& (B != A) \&\& (B<C))
CMP AX, A
SETZ BH ( $B-A==0) \rightarrow(B==A)$
OR BL, BH (( $C==A) \& \&(B!=A) \& \&(B<C))|\mid(B==A))$
iii. MOV AX, A

SUB $\quad A X, B \quad A X==A-B$
CMP AX, C
SETGE BL ( $(A-B)>=C)$
MOV AX, D
ADD AX, E
SUB AX, F
SETNZ BH ((D + E) - F != 0) $\rightarrow((D+E)!=F)$
OR BL, BH $\quad(((A-B)>=C)|\mid((D+E)!=F))$
b. Write a sequence of instructions that tests each of the following compound conditions.

ii. $((A-B>0) \& \&!C)$
MOV AX, A

SUB AX, B
SETG BL $\quad \rightarrow$ Note that you don't have to explicitly compare AX to 0 (although you can)-if an operation that sets the 80386 flags generates a positive result, the condition "G" (greater than) is true

| MOV | AX, C |  |
| :---: | :---: | :---: |
| CMP | AX, 0 | $\rightarrow$ You do have to explicitly compare C to 0 |
| SETE | BH | (condition ! $C$ is the same as ( $C==0$ )) because the MOV operation does not set the flags |
| AND | BL, BH |  |

iii. $\quad((B>=A+C)|\mid(D<=C+A))$

| MOV | $A X, A$ |
| :--- | :--- |
| ADD | $A X, C$ |
| CMP | $B, A X$ |
| SETGE | $B L$ |
| CMP | $D, A X$ |
| SETLE | $B H$ |
| OR | $B L, B H$ |

3. Assume $\mathrm{CS}=1010 \mathrm{H}, \mathrm{IP}=1 \mathrm{~A} 00$, and $\mathrm{EBX}=20 \mathrm{AAFE} 00$. What is the starting address of each subroutine accessed by the CALL instructions below? (In other words, what is the target address of the CALL?)
i. CALL 0100 H

Solution: If the target address is a 16-bit immediate, as shown here, that value is added to IP to generate the new address.
$\rightarrow I P=1 \mathrm{~A} 00+0100 \mathrm{H}=1 \mathrm{B00H}$
$\rightarrow$ CS is unchanged $=1010 \mathrm{H}$
$\rightarrow$ Target address is CS:IP $=1010 \mathrm{H}: 1 \mathrm{B00H}$
If you assume the processor is in real mode (which is usually a safe assumption), then the physical target address is $10100+1 \mathrm{~B} 00=11 \mathrm{C} 00 \mathrm{H}$

## ii. CALL FFFOH

Solution: The target address is again a 16-bit immediate to be added to IP. Note that this offset is negative-this CALL goes to a lower address than the instruction that calls it.
$\rightarrow I P=1 \mathrm{A00}+\mathrm{FFF0H}=19 \mathrm{F0H}$
$\rightarrow$ CS is unchanged $=1010 \mathrm{H}$
$\rightarrow$ Target address is CS:IP = 1010H:19F0H
In real mode, the physical target address is $10100+19 \mathrm{~F} 0=11 \mathrm{AFOH}$
iii. CALL 411ABE00

Solution: With a 32-bit immediate as the target, both CS and IP are overwritten, with the upper 16 bits of the immediate going to CS and the lower 16 bits going to IP.
$\rightarrow I P=B E 00 H$
$\rightarrow$ CS $=411 \mathrm{AH}$
$\rightarrow$ Target address is CS:IP = 411AH:BE00H
In real mode, the physical target address is 411A0+BE00 $=4 \mathrm{CFA} 0 \mathrm{H}$
iv. CALL BX

Solution: With a 16-bit register as the target, IP is overwritten by the register value.
$\rightarrow$ IP $=$ BX $=F E 00 H$
$\rightarrow$ CS is unchanged $=1010 \mathrm{H}$
$\rightarrow$ Target address is CS:IP = 1010H:FE00H
In real mode, the physical target address is $10100+$ FE00 $=1 \mathrm{FF} 00 \mathrm{H}$

## v. CALL EBX

Solution: With a 32-bit register as the target, both CS and IP are overwritten, with the upper 16 bits of the register going to CS and the lower 16 bits going to IP.
$\rightarrow I P=$ lower 16 bits of $E B X=F E 00 H$
$\rightarrow C S=$ upper 16 bits of $E B X=20 A A H$
$\rightarrow$ Target address is CS:IP = 20AAH:FE00H
In real mode, the physical target address is 20AA0 + FE00 $=308 \mathrm{~A} 0 \mathrm{H}$
4. Assume the 80386 is running in protected mode with the state given below (all values in hex); note that each memory location shown contains a descriptor about a particular segment:

GDTR $=00200000001 \mathrm{~F}$
LDTR $=000 \mathrm{~B}$

DS $=0017$
SS $=0018$
ESI $=00001000$
EBX $=0001120$

| Memory | Address |
| :--- | :--- |
| Base $=030010 F 0$ <br> Limit $=020 F$ <br> Base $=00200020$ <br> Limit $=0017$ <br> Base $=00200038$ <br> Limit $=0010$ <br> Base $=1200 C 000$ <br> Limit $=$ FFFF <br> Base $=12340000$ <br> Limit $=00 F F$ | 00200008 |


| Memory | Address |
| :--- | :--- |
| Base $=01000010$ <br> Limit $=1127$ <br> Base $=03170200$ <br> Limit $=03 F 7$ <br> Base $=1$ A0000000 <br> Limit $=01 F F$ <br> Base $=06 B 01000$ <br> Limit $=0$ 0F07 <br> Base $=05000120$ <br> Limit $=000 F$ | 00200030 |

a. What is the base address and limit of the global descriptor table? How many descriptors does this table contain?

Solution: The base address and limit of the GDT are stored in the GDTR-the upper 4 bytes contain the base address $\mathbf{( 0 0 2 0 0 0 0 0 H})$; the lower 2 bytes contain the limit ( $\mathbf{0 0 1 F H}$ ).
To determine the number of descriptors, recall that:

- Each descriptor uses 8 bytes
- The size of the table, in bytes, is (limit +1 ) $=001 \mathrm{FH}+1=0020 \mathrm{H}=32$ bytes

Therefore, this table contains $32 / 8=4$ descriptors
b. What is the base address and limit of the current local descriptor table? How many descriptors does this table contain?
Solution: The base address and limit of the current LDT are stored in the LDT cache, which must be loaded from the appropriate descriptor in the GDT. The LDTR is a selector that points to the correct descriptor. Recall that, in a selector:

- The lowest 2 bits give the requested priority level
- The next bit (table indicator) indicates either global (0) or local (1) memory access
- The upper 13 bits index into the appropriate descriptor table to choose a descriptor.

LDTR $=000 \mathrm{BH}=0000000000001011_{2}$
$\rightarrow$ Priority $=11_{2}$, table indicator $=0$, index $=0000000000001_{2}=1$
$\rightarrow$ GDT descriptor 1 (the second descriptor in the GDT) describes current LDT
Therefore, the LDT base address $=\mathbf{0 0 2 0 0 0 2 0 H}$, its limit $=\mathbf{0 0 1 7 H}$, and the number of descriptors $=(0017 \mathrm{H}+1) / 8=0018 \mathrm{H} / 8=24 / 8=3$ descriptors.
c. What are the starting and ending addresses for the current data and stack segments?

Solution: In protected mode, the segment registers are selectors pointing either to the GDT or current LDT, as shown in (b). Therefore, the starting (base) and ending (base + limit) addresses for each segment can be determined after finding the right descriptor.
DS $=0017 \mathrm{H}=0000000000010111_{2}$
$\rightarrow$ Priority $=11_{2}$, table indicator $=1$, index $=0000000000010=2$
$\rightarrow$ Descriptor \#2 (3 ${ }^{\text {rd }}$ descriptor) in LDT describes data segment
$\rightarrow$ DS base address $=03170200 \mathrm{H}$, ending address $=03170200+03 F 7=031705 \mathrm{~F} 7 \mathrm{H}$
$\mathrm{SS}=0018 \mathrm{H}=0000000000011000_{2}$
$\rightarrow$ Priority $=00_{2}$, table indicator $=0$, index $=0000000000011=3$
$\rightarrow$ Descriptor \#3 ( $4^{\text {th }}$ descriptor) in GDT describes stack segment
$\rightarrow$ SS base address $=1200 \mathrm{C} 000 \mathrm{H}$, ending address $=1200 \mathrm{C} 000+$ FFFF $=1201 \mathrm{BFFFH}$
d. What address is accessed by each of the following instructions?

Recall that protected mode addresses are calculated by adding the base address of the requested segment to the effective address calculated from the instruction. Part (c) of this problem helped you determine the starting address of each segment used.
i. MOV AX, [0100H]

Solution: Address $=$ DS:0100H $=03170200 \mathrm{H}+0100 \mathrm{H}=\mathbf{0 3 1 7 0 3 0 0 H}$
ii. ADD DX, [SI]

Solution: Address $=$ DS:SI $=\mathrm{DS}: 1000 \mathrm{H}=03170200 \mathrm{H}+1000 \mathrm{H}=\mathbf{0 3 1 7 1 2 0 0 H}$
iii. MOV AX, SS:[SI+EF00]

Solution: Address $=$ SS:SI + EF00 $=$ SS: $1000 \mathrm{H}+\mathrm{EF} 00 \mathrm{H}$

$$
=1200 \mathrm{C} 000 \mathrm{H}+1000 \mathrm{H}+\mathrm{EF} 00 \mathrm{H}=1201 \mathrm{BF} 00 \mathrm{H}
$$

iv. SUB SS:[A200], CX

Solution: Address $=$ SS:A200 $=1200 \mathrm{C} 000 \mathrm{H}+\mathrm{A} 200 \mathrm{H}=\mathbf{1 2 0 1 6 2 0 0 H}$
v. MOV DX, [BX+SI]

Solution: Address $=\mathrm{DS}: \mathrm{BX}+\mathrm{SI}=\mathrm{DS}: 1120 \mathrm{H}+1000 \mathrm{H}$

$$
=03170200 \mathrm{H}+1120 \mathrm{H}+1000 \mathrm{H}=03172320 \mathrm{H}
$$

vi. MOV CX, [BX+SI+1EH]

Solution: Address $=$ DS:BX + SI $+1 \mathrm{EH}=\mathrm{DS}: 1120 \mathrm{H}+1000 \mathrm{H}+1 \mathrm{EH}$

$$
=03170200 \mathrm{H}+1120 \mathrm{H}+1000 \mathrm{H}+1 \mathrm{EH}=0317233 \mathbf{E H}
$$

