The following pages contain references for use during the exam: tables containing the PIC 16F684 instruction set and memory map, as well as a block diagram of the microcontroller. You may detach these sheets from the exam and do not need to submit them when you finish.

Remember that, in the table below:

- f = a register file address
- W = the working register
- d = destination select: "F" for a file register, "W" for the working register
- b = bit position within an 8-bit file register
- k = literal field, constant data or label
- PC = the program counter
- C = the carry bit in the status register
- Z = the zero bit in the status register


TABLE 13-2: PIC16F684 INSTRUCTION SET

Mnemonic, Operands		Bassindian	0	14-Bit Opcode				Status				
		Description	Cycles	MSb			LSb	Affected	Notes			
BYTE-ORIENTED FILE REGISTER OPERATIONS												
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2			
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1, 2			
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2			
CLRW	_	Clear W	1	0.0	0001	0xxx	XXXX	Z				
COMF	f, d	Complement f	1	0.0	1001	dfff	ffff	Z	1, 2			
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1, 2			
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1, 2, 3			
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2			
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3			
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2			
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Z	1, 2			
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff					
NOP	_	No Operation	1	0.0	0000	0xx0	0000					
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	С	1, 2			
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1, 2			
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C, DC, Z	1, 2			
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2			
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2			
		BIT-ORIENTED FILE RE	GISTER OPER	RATION	NS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2			
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2			
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3			
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3			
		LITERAL AND CONT	ROL OPERAT	IONS				•				
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z				
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z				
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk					
CLRWDT	_	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO, PD				
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk					
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z				
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk					
RETFIE	_	Return from interrupt	2	00	0000	0000	1001					
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk					
RETURN	-	Return from Subroutine	2	00	0000	0000	1000					
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD				
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z				
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z				

FIGURE 2-2: DATA MEMORY MAP OF THE PIC16F684

	Address		ddres
Indirect Addr.(1)	00h	Indirect Addr.(1)	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
PORTA	05h	TRISA	85h
	06h		86h
PORTC	07h	TRISC	87h
	08h		88h
	09h		89h
PCLATH	0Ah	PCLATH	8Ah
INTCON	0Bh	INTCON	8Bh
PIR1	0Ch	PIE1	8Ch
	0Dh		8Dh
TMR1L	0Eh	PCON	8Eh
TMR1H	0Fh	OSCCON	8Fh
T1CON	10h	OSCTUNE	90h
TMR2	11h	ANSEL	91h
T2CON	12h	PR2	92h
CCPR1L	13h		93h
CCPR1H	14h		94h
CCP1CON	15h	WPUA	95h
PWM1CON	16h	IOCA	96h
ECCPAS	17h		97h
WDTCON	18h		98h
CMCON0	19h	VRCON	99h
CMCON1	1Ah	EEDAT	9Ah
	1Bh	EEADR	9Bh
	1Ch	EECON1	9Cr
	1Dh	EECON2 ⁽¹⁾	9Dr
ADRESH	1Eh	ADRESL	9Eh
ADCON0	1Fh	ADCON1	9Fh
	20h	General	A0h
		Purpose	
		Registers 32 Bytes	BFI
General Purpose		02 B)100	1
Registers			
00 Puter			
96 Bytes			
	6Fh		
	70	Accesses 70h-7Fh	F0h
Bank 0	7Fh	Bank 1	FFh
Dank		Dank 1	
Unimplemented da	ata memor	y locations, read as '0'.	

FIGURE 1-1: PIC16F684 BLOCK DIAGRAM



Source for all figures: "PIC 16F684 Data Sheet", Microchip Technology, Inc. http://ww1.microchip.com/downloads/en/DeviceDoc/41202F-print.pdf