The following pages contain references for use during the exam: tables containing the x86 instruction set (covered so far) and condition codes. You do not need to submit these pages when you finish your exam.

Remember that:

- Most instructions can have at most one memory operand.
- Brackets [] around a register name, immediate, or combination of the two indicates an effective address.
 - Example: MOV AX, [0x10] **à** contents of address 0x10 moved to AX
- Parentheses around an address mean "the contents of memory at this address".
 - Example: (0x10) **à** the contents of memory at address 0x10

Category	Instruction	Example	Meaning
Data transfer	Move	MOV AX, BX	AX = BX
	Move & sign-extend	MOVSX EAX, DL	EAX = DL, sign-extended
	Ū.		to 32 bits
	Move and zero-extend	MOVZX EAX, DL	EAX = DL, zero-extended
			to 32 bits
	Exchange	XCHG AX, BX	Swap contents of AX, BX
	Load effective	LEA AX,[BX+SI+0x10]	AX = BX + SI + 0x10
	address		
Arithmetic	Add	ADD AX, BX	AX = AX + BX
	Add with carry	ADC AX, BX	AX = AX + BX + CF
	Increment	INC [EDI]	(EDI) = (EDI) + 1
	Subtract	SUB AX, [0x10]	AX = AX - (0x10)
	Subtract with borrow	SBB AX, [0x10]	AX = AX - (0x10) - CF
	Decrement	DEC CX	CX = CX - 1
	Negate (2's	NEG CX	CX = -CX
	complement)		
	Multiply	IMUL BH	AX = BH * AL
	Unsigned: MUL		
	(all operands are non-	IMUL CX	(DX, AX) = CX * AX
	negative)		
	Signed: IMUL	MUL DWORD PTR	(EDX,EAX) = (0x10) * EAX
	(all operands are	[0x10]	
	signed integers in 2's		
	complement form)		
	Divide	DIV BH	AL = AX / BH (quotient)
	Unsigned: DIV		AH = AX % BH (remainder)
	(all operands are non-		
	negative)	IDIV CX	AX = EAX / CX (quotient)
	Signed: IDIV		DX = EAX % CX (remainder)
	(all operands are		
	signed integers in 2's	DIV EBX	EAX = (EDX, EAX) / EBX (Q)
	complement form)		EDX = (EDX, EAX) % EBX (R)