



2. Example: Given the final set-associative cache and memory state shown (after walking through the first five instructions in the set-associative cache example):

**MEMORY:**

Address	Address
0	8
1	9
2	10
3	11
4	12
5	13
6	14
7	15

78	18
29	21
120	33
123	28
18	19
150	200
162	210
173	225

**CACHE:**

V	D	MRU	Tag	Data	
1	0	1	10	18	21
1	1	0	11	19	29
0	0	0	00	0	0
0	0	0	00	0	0

Determine the new cache state, as well as any modified registers and/or memory blocks, after each access listed below.

Access	Modified register	Cache state					Modified mem. block	
		V	D	MRU	Tag	Data		
lb \$t1, 3(\$zero)								
lb \$t0, 11(\$zero)								
sb \$t0, 2(\$zero)								



c. Which page should be replaced on a page fault?

d. What happens on a write?

5. Describe the purpose and operation of a translation lookaside buffer (TLB).

6. **Example:** Assume the current process uses the page table below:

Virtual page #	Valid bit	Reference bit	Dirty bit	Frame #
0	1	1	0	4
1	1	1	1	7
2	0	0	0	--
3	1	0	0	2
4	0	0	0	--
5	1	0	1	0

a. Which virtual pages are present in physical memory?

b. Assuming 1 KB pages and 16-bit addresses, what physical addresses would the virtual addresses below map to?

i. 0x041C

ii. 0x08AD

iii. 0x157B

7. Explain each of the following advanced cache optimizations:  
a. Way prediction

b. Trace caches

c. Non-blocking caches

d. Multi-banked caches

e. Critical word first and early restart

f. Merging write buffers

g. Software optimizations: array merging, loop interchange, loop fusion, blocking

h. Prefetching (both hardware and software)