16.482 / 16.561: Computer Architecture and Design Summer 2015

Homework #1 Solution

For each instruction sequence below, assume the following initial state. Note that your answers to each part should use the values below—your answer to part (2), for example, should not affect your answer to part (1). However, please note that each part is a sequence of instructions—the result of the sub in part (1) will affect the add in part (1).

- \$s0 = 0x16482000, \$t0 = 0x0000000C, \$t1 = 0x00000003
- Contents of memory (all values are in hexadecimal)

Address	Lo			Hi
<i>0x16482000</i>	AA	BB	11	22
<i>0x16482004</i>	33	44	09	FF

Please note that in the (corrected) figure above, "Lo" refers to the lowest address offset within the line (i.e., 0), while "Hi" refers to the highest offset (i.e., 3). In other words, the byte at address 0x16482000 is 0xAA, while the byte at address 0x16482003 is 0x22.

For each sequence of instructions below, list <u>all</u> changed registers or memory locations and their new values. When listing memory values, list the entire word—for example, if a byte is written to 0x00100000, show the values at addresses 0x00100000-0x00100003.

```
1. (8 points)
         $t3, $t0, $t1
  sub
    t_3 = t_0 - t_1 = 0x0000000 - 0x0000003 = 0x00000009
        $t4, $t0, 8
  addi
    t_4 = t_0 + 8 = 0x0000000C + 8 = 0x00000014
  add
         $t5, $t3, $t4
    t5 = t3 + t4 = 0x0000009 + 0x00000014 = 0x0000001D
2. (12 \text{ points})
  addi $s1, $zero, 0xFFFF
    $s1 = $zero + 0xFFFFFFFF (sign-extended immediate)
         = 0 + 0xfffffff = 0xfffffff
       $s2, $t0, $s1
  xor
        = $t0 XOR $s1 = 0x000000C XOR 0xFFFFFFF
    $s2
         = 0 \times FFFFFF3
  srl $s3, $s2, 4
    s_3 = s_2 \gg 4 (logical right shift)
         = 0xFFFFFF3 >> 4 = 0x0FFFFFFFF
  and $$4, $$3, $$2
```

3. (18 points) lh \$t2, 0(\$s0) \$t2 = sign-extended halfword at mem[0x16482000] = 0xFFFFAABB\$t3, 6(\$s0) lhu \$t3 = zero-extended halfword at mem[0x16482006] $= 0 \times 000009 FF$ \$t4, \$t2, 8 sra \$t4 = \$t2 >> 8 (arithmetic right shift-keep sign) = 0xFFFFAABB >> 8 = 0xFFFFFFAA\$t3, 3(\$s0) sbmem[0x16482003] = lowest byte of \$t3 = 0xFF \rightarrow mem[0x16482000] = 0xAABB11FF (changed byte underlined) \$t4, 4(\$s0) SW mem[0x16482004] = \$t4 = 0xFFFFFAA*4.* (12 points) slti \$s0, \$t1, 11 $s_{s0} = 1$ if ($st_1 < 11$) → Since \$t1 = 0x00000003, \$t1 < 11 → \$s0 = 0x00000001 \$s0, \$zero, L bne Branch to L if \$s0 is not equal to \$zero sol = 1, $zero = 0 \rightarrow Branch$ is taken \$t0, \$t0, \$t1 or Instruction is skipped L: sh \$t0, 2(\$s0) mem[0x0000003] = lowest halfword of \$t0 = 0x000C \rightarrow mem[0x0000003] = 0x00, mem[0x0000004] = 0x0C The original solution (shown below) is actually incorrect because the first instruction changes \$s0, which is used in the address calculation. mem[0x16482002] = lowest halfword of \$t0 = 0x000C \rightarrow mem[0x16482000] = 0xAABB000C (changed bytes underlined)