

2. Example: Given the final set-associative cache and memory state shown (after walking through the first five instructions in the set-associative cache example):

MEMORY:

Address		Address	
0	78	8	18
1	29	9	21
2	120	10	33
3	123	11	28
4	18	12	19
5	150	13	200
6	162	14	210
7	173	15	225

CACHE:

V	D	MRU	Tag	Data	
1	0	1	10	18	21
1	1	0	11	19	29
0	0	0	00	0	0
0	0	0	00	0	0

Determine the new cache state, as well as any modified registers and/or memory blocks, after each access listed below.

Access	Modified register	Cache state						Modified mem. block
		V	D	MRU	Tag	Data		
lb \$t1, 3(\$zero)								
lb \$t0, 11(\$zero)								
sb \$t0, 2(\$zero)								

c. Which page should be replaced on a page fault?

d. What happens on a write?

5. Describe the purpose and operation of a translation lookaside buffer (TLB).

7. Explain each of the following advanced cache optimizations:
a. Way prediction

b. Trace caches

c. Non-blocking caches

d. Multi-banked caches

e. Critical word first and early restart

f. Merging write buffers

g. Software optimizations: array merging, loop interchange, loop fusion, blocking

h. Prefetching (both hardware and software)